# NVD4C05N

Drain-to-Source Voltage

Gate-to-Source Voltage

Continuous Drain Cur-

rent  $R_{\theta JC}$  (Notes 1 & 3)

Power Dissipation R<sub>0JC</sub>

Continuous Drain Cur-

rent  $R_{\theta JA}$  (Notes 1, 2 &

Power Dissipation R<sub>0JA</sub>

**Pulsed Drain Current** 

Source Current (Body Diode)

(1/8'' from case for 10 s)

(Notes 1 & 2)

L = 0.1 mH

(Note 1)

3)

# Product Preview **Power MOSFET** 30 V, 4.5 m $\Omega$ , 61 A, Single N–Channel

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

 $T_{\rm C} = 25^{\circ}{\rm C}$ 

 $T_{\rm C} = 100^{\circ}{\rm C}$ 

 $T_C = 25^{\circ}C$ 

 $T_{C} = 100^{\circ}C$ 

 $T_A = 25^{\circ}C$ 

 $T_A = 100^{\circ}C$ 

 $T_A = 25^{\circ}C$ 

 $T_A = 100^{\circ}C$ 

 $T_A = 25^{\circ}C$ ,  $t_p = 10 \ \mu s$ 



# **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
30 V	4.5 mΩ @ 10 V	61 A
30 V	6.0 mΩ @ 4.5 V	UTA

#### D Symbol Value Unit v 30 VDSS $V_{GS}$ $\pm 20$ V $I_D$ 61 A 43 S 44 W $P_D$ N-CHANNEL MOSFET 22 16 A $I_D$ 11 $P_D$ 3.0 W 1.5 DPAK 180 I<sub>DM</sub> A CASE 369C -55 to °C STYLE 2 T<sub>J</sub>, T<sub>sta</sub> 175 TBD ls A $\mathsf{E}_{\mathsf{AS}}$ TBD mJ Drain °C $T_{L}$ 260 AYWW Stresses exceeding those listed in the Maximum Ratings table may damage the 4C0 device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{ ext{ heta}JC}$	3.4	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\thetaJA}$	49	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad. 2.

Maximum current for pulses as long as 1 second is higher but is dependent 3. on pulse duration and duty cycle.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# MARKING DIAGRAM **& PIN ASSIGNMENT**

1 Drain 3 Gate Source

А = Assembly Location Υ = Year WW = Work Week 4C05 = Device Code

= Pb-Free Package G

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) Parameter

Steadv

State

Steady State

**Operating Junction and Storage Temperature** 

Single Pulse Drain-to-Source Avalanche

Lead Temperature for Soldering Purposes

Energy (T<sub>J</sub> = 25°C, V<sub>GS</sub> = 10 V,  $I_{L(pk)}$  = TBD A,

## NVD4C05N

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				TBD		mV/°0
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	$T_J = 25^{\circ}C$			1.0	μA
			$T_J = 125^{\circ}C$			10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	<sub>S</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μA	1.3		2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				TBD		mV/°
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>I</sub>	<sub>D</sub> = 30 A		3.6	4.5	mΩ
		V <sub>GS</sub> = 4.5 V, I	<sub>D</sub> = 30 A		4.8	6.0	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>I</sub>	<sub>D</sub> = 30 A		TBD		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCES				•		
Input Capacitance	C <sub>iss</sub>				1950		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V, f =$	1.0 MHz,		1060		
Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = 15 V			52		-
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A	V <sub>GS</sub> = 4.5 V		13		nC
, i i i i i i i i i i i i i i i i i i i			V <sub>GS</sub> = 10 V		TBD		1
Total Gate Charge	Q <sub>G(TOT)</sub>				TBD		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				5.0		1
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 30 \text{ A}$			6.0		
Gate-to-Drain Charge	Q <sub>GD</sub>	ID = 30	~		4.3		1
Plateau Voltage	V <sub>GP</sub>				TBD		V
Gate Resistance	R <sub>G</sub>				1.0		Ω
SWITCHING CHARACTERISTICS (Note 5)	1						
Turn–On Delay Time	t <sub>d(on)</sub>				TBD		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>I</sub>	15 V		TBD		-
Turn–Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 15 \rm{A}, \rm{R}_{\rm G}$	$= 2.5 \Omega$		TBD		
Fall Time	t <sub>f</sub>				TBD		
DRAIN-SOURCE DIODE CHARACTERISTIC	S						
Forward Diode Voltage	V <sub>SD</sub>	<u> </u>	T <sub>J</sub> = 25°C		TBD	TBD	V
e e e e e e e e e e e e e e e e e e e	02	$V_{GS} = 0 V,$ $I_S = 30 A$	T <sub>.1</sub> = 125°C		TBD		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V}, \text{ dls/dt} = 100 \text{ A/}\mu\text{s},$ $I_S = 15 \text{ A}$			TBD		ns
Charge Time	ta				TBD		-
Discharge Time	tb				TBD		1
Reverse Recovery Charge	Q <sub>RR</sub>				TBD		nC
. Pulse Test: Pulse Width $\leq$ 300 µs, Duty Cyc							


Order Number	Package	Shipping <sup>†</sup>
NVD4C05NT4G	DPAK (Pb–Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### NVD4C05N

#### PACKAGE DIMENSIONS


**DPAK (SINGLE GAUGE)** CASE 369C ISSUE E



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM
- PLANE H.

OPTIONAL MOLD FEATURE.				
	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	



STYLE 2: PIN 1. GATE 2. DRAIN

3 SOURCE

4 DRAIN

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SCALE 3:1

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative